Hierarchical memory systems

ABSTRACT

Apparatuses, systems, and methods corresponding to hierarchical memory systems are described. Logic circuitry can be resident on a persistent memory device, thereby reducing latencies associated with transferring data between the logic circuitry and the persistent memory device. Logic circuitry on a persistent memory device may include an address register configured to store logical addresses corresponding to stored data. The logic circuitry may receive a redirected request (e.g., prior to redirection, directed to a non-persistent memory device) to retrieve a portion of the data stored in the persistent memory device, determine, in response to receipt of the request to retrieve the portion of the stored data, a physical address corresponding to the portion of the data based on the logical address stored in the address register, and cause the data to be retrieved from the persistent memory device.

TECHNICAL FIELD

The present disclosure relates generally to semiconductor memory and methods, and more particularly, to apparatuses, systems, and methods related to hierarchical memory systems.

BACKGROUND

Memory devices are typically provided as internal, semiconductor, integrated circuits in computers or other electronic systems. There are many different types of memory including volatile and non-volatile memory. Volatile memory can require power to maintain its data (e.g., host data, error data, etc.) and includes random access memory (RAM), dynamic random access memory (DRAM), static random access memory (SRAM), and synchronous dynamic random access memory (SDRAM), among others. Non-volatile memory can provide persistent data by retaining stored data when not powered and can include NAND flash memory, NOR flash memory, and resistance variable memory such as phase change random access memory (PCRAM), resistive random access memory (RRAM), and magnetoresistive random access memory (MRAM), such as spin torque transfer random access memory (STT RAM), among others.

Memory devices may be coupled to a host (e.g., a host computing device) to store data, commands, and/or instructions for use by the host while the computer or electronic system is operating. For example, data, commands, and/or instructions can be transferred between the host and the memory device(s) during operation of a computing or other electronic system.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a functional block diagram in the form of an apparatus including a logic circuitry in accordance with a number of embodiments of the present disclosure.

FIG. 2 is a functional block diagram in the form of a computing system including a logic circuitry resident on a persistent memory device in accordance with a number of embodiments of the present disclosure.

FIG. 3 is another functional block diagram in the form of a computing system including a logic circuitry resident on a persistent memory device in accordance with a number of embodiments of the present disclosure.

FIG. 4 is a flow diagram representing a data read operation in accordance with a number of embodiments of the present disclosure.

FIG. 5 is a flow diagram representing a data write operation in accordance with a number of embodiments of the present disclosure.

FIG. 6 is a flow diagram representing an example method for a logic circuitry in memory in accordance with a number of embodiments of the present disclosure.

DETAILED DESCRIPTION

Apparatuses, systems, and methods corresponding to hierarchical memory systems are described. Logic circuitry can be resident on a persistent memory device, thereby reducing latencies associated with transferring data between the logic circuitry and the persistent memory device. An example apparatus includes a persistent memory device and logic circuitry resident on the persistent memory device. The logic circuitry includes an address register configured to store logical addresses corresponding to data stored in the persistent memory device. The logic circuitry is configured to receive a redirected request (e.g., prior to redirection, directed to a non-persistent memory device) to retrieve a portion of the data stored in the persistent memory device, determine, in response to receipt of the request to retrieve the portion of the data stored in the persistent memory device, a physical address corresponding to the portion of the data based on the logical address stored in the address register, and cause, based on the determined address, the data to be retrieved from the persistent memory device.

Computing systems utilize various types of memory resources during operation. For example, a computing system may utilize a combination of volatile (e.g., random-access memory) memory resources and non-volatile (e.g., storage) memory resources during operation. In general, volatile memory resources can operate at much faster speeds than non-volatile memory resources and can have longer lifespans than non-volatile memory resources; however, volatile memory resources are typically more expensive than non-volatile memory resources. As used herein, a volatile memory resource may be referred to in the alternative as a “non-persistent memory device” while a non-volatile memory resource may be referred to in the alternative as a “persistent memory device.”

However, a persistent memory device can more broadly refer to the ability to access data in a persistent manner. As an example, in the persistent memory context, the memory device can store a plurality of logical to physical mapping or translation data and/or lookup tables in a memory array in order to track the location of data in the memory device, separate from whether the memory is non-volatile. Further, a persistent memory device can refer to both the non-volatility of the memory in addition to using that non-volatility by including the ability to service commands for successive processes (e.g., by using logical to physical mapping, look-up tables, etc.).

These characteristics can necessitate trade-offs in computing systems in order to provision a computing system with adequate resources to function in accordance with ever-increasing demands of consumers and computing resource providers. For example, in a multi-user computing network (e.g., a cloud-based computing system deployment, a software defined data center, etc.), a relatively large quantity of volatile memory may be provided to provision virtual machines running in the multi-user network. However, by relying on volatile memory to provide the memory resources to the multi-user network, as is common in some approaches, costs associated with provisioning the network with memory resources may increase, especially as users of the network demand larger and larger pools of computing resources to be made available.

Further, in approaches that rely on volatile memory to provide the memory resources to provision virtual machines in a multi-user network, once the volatile memory resources are exhausted (e.g., once the volatile memory resources are allocated to users of the multi-user network), additional users may not be added to the multi-user network until additional volatile memory resources are available or added. This can lead to potential users being turned away, which can result in a loss of revenue that could be generated if additional memory resources were available to the multi-user network.

Volatile memory resources, such as dynamic random-access memory (DRAM) tend to operate in a deterministic manner while non-volatile memory resources, such as storage class memories (e.g., NAND flash memory devices, solid-state drives, resistance variable memory devices, etc.) tend to operate in a non-deterministic manner. For example, due to error correction operations, encryption operations, RAID operations, etc. that are performed on data retrieved from storage class memory devices, an amount of time between requesting data from a storage class memory device and the data being available can vary from read to read, thereby making data retrieval from the storage class memory device non-deterministic. In contrast, an amount of time between requesting data from a DRAM device and the data being available can remain fixed from read to read, thereby making data retrieval from a DRAM device deterministic.

In addition, because of the distinction between the deterministic behavior of volatile memory resources and the non-deterministic behavior of non-volatile memory resources, data that is transferred to and from the memory resources generally traverses a particular interface (e.g., a bus) that is associated with the type of memory being used. For example, data that is transferred to and from a DRAM device is typically passed via a double data rate (DDR) bus, while data that is transferred to and from a NAND device is typically passed via a peripheral component interconnect express (PCI-e) bus. As will be appreciated, examples of interfaces over which data can be transferred to and from a volatile memory resource and a non-volatile memory resource are not limited to these specific enumerated examples, however.

Because of the different behaviors of non-volatile memory device and volatile memory devices, some approaches opt to store certain types of data in either volatile or non-volatile memory. This can mitigate issues that can arise due to, for example, the deterministic behavior of volatile memory devices compared to the non-deterministic behavior of non-volatile memory devices. For example, computing systems in some approaches store small amounts of data that are regularly accessed during operation of the computing system in volatile memory devices while data that is larger or accessed less frequently is stored in a non-volatile memory device. However, in multi-user network deployments, the vast majority of data may be stored in volatile memory devices. In contrast, embodiments herein can allow for data storage and retrieval from a non-volatile memory device deployed in a multi-user network.

As described herein, some embodiments of the present disclosure are directed to computing systems in which data from a non-volatile, and hence, non-deterministic, memory resource is passed via an interface that is restricted to use by a volatile and deterministic memory resource in other approaches. For example, in some embodiments, data may be transferred to and from a non-volatile, non-deterministic memory resource, such as a NAND flash device, a resistance variable memory device, such as a phase change memory device and/or a resistive memory device (e.g., a three-dimensional Crosspoint (3D XP) memory device), a solid-sate drive (SSD), a self-selecting memory (SSM) device, etc. via an interface such as a DDR interface that is reserved for data transfer to and from a volatile, deterministic memory resource in some approaches. Accordingly, in contrast to approaches in which volatile, deterministic memory devices are used to provide main memory to a computing system, embodiments herein can allow for non-volatile, non-deterministic memory devices to be used as at least a portion of the main memory for a computing system.

In some embodiments, the data may be intermediately transferred from the non-volatile memory resource to a cache (e.g., a small static random-access memory (SRAM) cache) or buffer and subsequently made available to the application that requested the data. By storing data that is normally provided in a deterministic fashion in a non-deterministic memory resource and allowing access to that data as described here, computing system performance may be improved by, for example, allowing for a larger amount of memory resources to be made available to a multi-user network at a substantially reduced cost in comparison to approaches that operate using volatile memory resources.

Further, a number of embodiments of the present disclosure can reduce a number of steps typically carried out in transferring data to/from the non-volatile memory resources by tightly coupling a number of components of the hierarchical memory system together. For example, in a number of embodiments, logic circuitry, which coordinates routing data requests between a host and non-volatile memory resources (and temporarily stores data being transferred to/from non-volatile memory resources), can be deployed within a memory device having non-volatile memory resources, such as the persistent memory device. Accordingly, in a number of embodiments of the present disclosure, data with a comparably larger size can be transferred to/from the persistent memory device via a reduced number of external buses (e.g., data busses external to the persistent memory device), which improves an overall processing speed of read/write requests associated with the persistent memory device.

In order to facilitate embodiments of the present disclosure, visibility to the non-volatile memory resources may be obfuscated to various devices of the computing system in which the hierarchical memory system is deployed. For example, host(s), network interface card(s), virtual machine(s), etc. that are deployed in the computing system or multi-user network may be unable to distinguish between whether data is stored by a volatile memory resource or a non-volatile memory resource of the computing system. For example, hardware circuitry may be deployed in the computing system that can register addresses that correspond to the data in such a manner that the host(s), network interface card(s), virtual machine(s), etc. are unable to distinguish whether the data is stored by volatile or non-volatile memory resources.

As described in more detail herein, a hierarchical memory system may include hardware circuitry (e.g., logic circuitry) that can intercept redirected data requests, register an address in the logic circuitry associated with the requested data (despite the hardware circuitry not being backed up by its own memory resource to store the data), and map, using the logic circuitry, the address registered in the logic circuitry to a physical address corresponding to the data in a non-volatile memory device.

In the following detailed description of the present disclosure, reference is made to the accompanying drawings that form a part hereof, and in which is shown by way of illustration how one or more embodiments of the disclosure may be practiced. These embodiments are described in sufficient detail to enable those of ordinary skill in the art to practice the embodiments of this disclosure, and it is to be understood that other embodiments may be utilized and that process, electrical, and structural changes may be made without departing from the scope of the present disclosure.

As used herein, designators such as “N,” “M,” etc., particularly with respect to reference numerals in the drawings, indicate that a number of the particular feature so designated can be included. It is also to be understood that the terminology used herein is for the purpose of describing particular embodiments only, and is not intended to be limiting. As used herein, the singular forms “a,” “an,” and “the” can include both singular and plural referents, unless the context clearly dictates otherwise. In addition, “a number of,” “at least one,” and “one or more” (e.g., a number of memory banks) can refer to one or more memory banks, whereas a “plurality of” is intended to refer to more than one of such things.

Furthermore, the words “can” and “may” are used throughout this application in a permissive sense (i.e., having the potential to, being able to), not in a mandatory sense (i.e., must). The term “include,” and derivations thereof, means “including, but not limited to.” The terms “coupled” and “coupling” mean to be directly or indirectly connected physically or for access to and movement (transmission) of commands and/or data, as appropriate to the context. The terms “data” and “data values” are used interchangeably herein and can have the same meaning, as appropriate to the context.

The figures herein follow a numbering convention in which the first digit or digits correspond to the figure number and the remaining digits identify an element or component in the figure. Similar elements or components between different figures may be identified by the use of similar digits. For example, 104 may reference element “04” in FIG. 1, and a similar element may be referenced as 204 in FIG. 2. A group or plurality of similar elements or components may generally be referred to herein with a single element number. For example, a plurality of reference elements 106-1, 106-2, . . . , 106-N (e.g., 106-1 to 106-N) may be referred to generally as 106. As will be appreciated, elements shown in the various embodiments herein can be added, exchanged, and/or eliminated so as to provide a number of additional embodiments of the present disclosure. In addition, the proportion and/or the relative scale of the elements provided in the figures are intended to illustrate certain embodiments of the present disclosure and should not be taken in a limiting sense.

FIG. 1 is a functional block diagram in the form of a computing system 100 including an apparatus including a logic circuitry 104 in accordance with a number of embodiments of the present disclosure. As used herein, an “apparatus” can refer to, but is not limited to, any of a variety of structures or combinations of structures, such as a circuit or circuitry, a die or dice, a module or modules, a device or devices, or a system or systems, for example. In some embodiments, the logic circuitry 104 can be provided as a field programmable gate array (FPGA), application-specific integrated circuit (ASIC), a number of discrete circuit components, etc., and can be referred to herein in the alternative as “logic circuitry.”

The logic circuitry 104 can, as illustrated in FIG. 1, include a memory resource 102, which can include a read buffer 103, a write buffer 105, and/or an input/output I/O device access component 107. In some embodiments, the memory resource 102 can be a random-access memory resource, such as a block RAM, which can allow for data to be stored within the logic circuitry 104 in embodiments in which the logic circuitry 104 is a FPGA. However, embodiments are not so limited, and the memory resource 102 can comprise various registers, caches, memory arrays, latches, and SRAM, DRAM, EPROM, or other suitable memory technologies that can store data such as bit strings that include registered addresses that correspond to physical locations in which data is stored external to the logic circuitry 104. The memory resource 102 is internal to the logic circuitry 104 and is generally smaller than memory that is external to the logic circuitry 104, such as persistent and/or non-persistent memory resources that can be external to the logic circuitry 104.

The read buffer 103 can include a portion of the memory resource 102 that is reserved for storing data that has been received by the logic circuitry 104 but has not been processed by the logic circuitry 104. In some embodiments, the read buffer 103 can be around 4 Kilobytes (KB) in size, although embodiments are not limited to this particular size. The read buffer 103 can buffer data that is to be registered in one of the address registers 106-1 to 106-N.

The write buffer 105 can include a portion of the memory resource 102 that is reserved for storing data that is awaiting transmission to a location external to the logic circuitry 104. In some embodiments, the write buffer 105 can be around 4 Kilobytes (KB) in size, although embodiments are not limited to this particular size. The write buffer 103 can buffer data that is registered in one of the address registers 106-1 to 106-N.

The I/O access component 107 can include a portion of the memory resource 102 that is reserved for storing data that corresponds to access to a component external to the logic circuitry 104, such as the I/O device 210/310 illustrated in FIGS. 2 and 3, herein. The I/O access component 107 can store data corresponding to addresses of the I/O device, which can be used to read and/or write data to and from the I/O device. In addition, the I/O access component 107 can, in some embodiments, receive, store, and/or transmit data corresponding to a status of a hypervisor (e.g., the hypervisor 312 illustrated in FIG. 3), as described in more detail in connection with FIG. 3, herein.

The logic circuitry 104 can further include a memory access multiplexer (MUX) 109, a state machine 111, and/or a hierarchical memory controller 113 (or, for simplicity, “controller”). As shown in FIG. 1, the hierarchical memory controller 113 can include a plurality of address registers 106-3 to 106-N and/or an interrupt component 115. The memory access MUX 109 can include circuitry that can comprise one or more logic gates and can be configured to control data and/or address bussing for the logic circuitry 104. For example, the memory access MUX 109 can transfer messages to and from the memory resource 102, as well as communicate with the hierarchical memory controller 113 and/or the state machine 111, as described in more detail below.

In some embodiments, the MUX 109 can redirect incoming messages and/or commands from a host (e.g., a host computing device, virtual machine, etc.) received to the logic circuitry 104. For example, the MUX 109 can redirect an incoming message corresponding to an access request from the I/O device (e.g., received via an interface such as the interface 208/308 illustrated in FIGS. 2 and 3, herein) to one of the address registers (e.g., the address register 106-N, which can be a BAR4 region of the hierarchical memory controller 113, as described below) to the read buffer 103 and/or the write buffer 105.

In addition, the MUX 109 can redirect requests (e.g., read requests, write requests) received by the logic circuitry 104. In some embodiments, the requests can be received by the logic circuitry 104 from a hypervisor (e.g., the hypervisor 312 illustrated in FIG. 3, herein), a bare metal server, or host computing device communicatively coupled to the logic circuitry 104. Such requests may be redirected by the MUX 109 from the read buffer 103, the write buffer 105, and/or the I/O access component 107 to an address register (e.g., the address register 106-2, which can be a BAR2 region of the hierarchical memory controller 113, as described below).

The MUX 109 can redirect such requests as part of an operation to determine an address in the address register(s) 106 that is to be accessed. In some embodiments, the MUX 109 can redirect such requests as part of an operation to determine an address in the address register(s) that is to be accessed in response to assertion of a hypervisor interrupt (e.g., an interrupt asserted to a hypervisor coupled to the logic circuitry 104 that is generated by the interrupt component 115).

In response to a determination that the request corresponds to data stored external to the logic circuitry 104 (e.g., data associated with an address being written to a location external to the logic circuitry 104 (e.g., to an intermediate memory component 220/320 and/or array 222/322 of a persistent memory device 216/316 illustrated in FIGS. 2 and 3, herein)), the MUX 109 can facilitate retrieval of the data, transfer of the data to the write buffer 105, and/or transfer of the data to the location external to the logic circuitry 104 (e.g., an array of memory cells of a persistent memory device such as the persistent memory device 216/316 illustrated in FIGS. 2 and 3, herein). In response to a determination that the request corresponds to data being read from a location external to the logic circuitry 104 (e.g., from the persistent memory device), the MUX 109 can facilitate retrieval of the data, transfer of the data to the read buffer 103, and/or transfer of the data or address information associated with the data to a location internal to the logic circuitry 104, such as the address register(s) 106.

As a non-limiting example, if the logic circuitry 104 receives a read request from the I/O device, the MUX 109 can facilitate retrieval of data from a persistent memory device via the hypervisor by selecting the appropriate messages to send from the logic circuitry 104. For example, the MUX 109 can facilitate generation of an interrupt using the interrupt component 115, cause the interrupt to be asserted on the hypervisor, buffer data received from the persistent memory device into the read buffer 103, and/or respond to the I/O device with an indication that the read request has been fulfilled. In a non-limiting example in which the logic circuitry 104 receives a write request from the I/O device, the MUX 109 can facilitate transfer of data to a persistent memory device via the hypervisor by selecting the appropriate messages to send from the logic circuitry 104. For example, the MUX 109 can facilitate generation of an interrupt using the interrupt component 115, cause the interrupt to be asserted on the hypervisor, buffer data to be transferred to the persistent memory device into the write buffer 105, and/or respond to the I/O device with an indication that the write request has been fulfilled.

The state machine 111 can include one or more processing devices, circuit components, and/or logic that are configured to perform operations on an input and produce an output. In some embodiments, the state machine 111 can be a finite state machine (FSM) or a hardware state machine that can be configured to receive changing inputs and produce a resulting output based on the received inputs. For example, the state machine 111 can transfer access info (e.g., “I/O ACCESS INFO”) to and from the memory access multiplexer 109, as well as interrupt configuration information (e.g., “INTERRUPT CONFIG”) and/or interrupt request messages (e.g., “INTERRUPT REQUEST”) to and from the hierarchical memory controller 113. In some embodiments, the state machine 111 can further transfer control messages (e.g., “MUX CTRL”) to and from the memory access multiplexer 109.

The ACCESS INFO message can include information corresponding to a data access request received from an I/O device external to the logic circuitry 104. In some embodiments, the ACCESS INFO can include logical addressing information that corresponds to data that is to be stored in a persistent memory device or addressing information that corresponds to data that is to be retrieved from the persistent memory device.

The INTERRUPT CONFIG message can be asserted by the state machine 111 on the hierarchical memory controller 113 to configure appropriate interrupt messages to be asserted external to the logic circuitry 104. For example, when the logic circuitry 104 asserts an interrupt on a hypervisor coupled to the logic circuitry 104 as part of fulfilling a redirected read or write request, the INTERRUPT CONFIG message can generated by the state machine 111 to generate an appropriate interrupt message based on whether the operation is an operation to retrieve data from a persistent memory device or an operation to write data to the persistent memory device.

The INTERRUPT REQUEST message can be generated by the state machine 111 and asserted on the interrupt component 115 to cause an interrupt message to be asserted on the hypervisor (or bare metal server or other computing device). As described in more detail herein, the interrupt 115 can be asserted on the hypervisor to cause the hypervisor to prioritize data retrieval or writing of data to the persistent memory device as part of operation of a hierarchical memory system.

The MUX CTRL message(s) can be generated by the state machine 111 and asserted on the MUX 109 to control operation of the MUX 109. In some embodiments, the MUX CTRL message(s) can be asserted on the MUX 109 by the state machine 111 (or vice versa) as part of performance of the MUX 109 operations described above.

The hierarchical memory controller 113 can include a core, such as an integrated circuit, chip, system-on-a-chip, or combinations thereof. In some embodiments, the hierarchical memory controller 113 can be a peripheral component interconnect express (PCIe) core. As used herein, a “core” refers to a reusable unit of logic, processor, and/or co-processors that receive instructions and perform tasks or actions based on the received instructions.

The hierarchical memory controller 113 can include address registers 106-1 to 106-N and/or an interrupt component 115. The address registers 106-1 to 106-N can be base address registers (BARs) that can store memory addresses used by the logic circuitry 104 or a computing system (e.g., the computing system 201/301 illustrated in FIGS. 2 and 3, herein). At least one of the address registers (e.g., the address register 106-1) can store memory addresses that provide access to internal registers of the logic circuitry 104 from an external location such as the hypervisor 312 illustrated in FIG. 3.

A different address register (e.g., the address register 106-2) can be used to store addresses that correspond to interrupt control, as described in more detail herein. In some embodiments, the address register 106-2 can map direct memory access (DMA) read and DMA write control and/or status registers. For example, the address register 106-2 can include addresses that correspond to descriptors and/or control bits for DMA command chaining, which can include the generation of one or more interrupt messages that can be asserted to a hypervisor as part of operation of a hierarchical memory system, as described in connection with FIG. 3, herein.

Yet another one of the address registers (e.g., the address register 106-3) can store addresses that correspond to access to and from a hypervisor (e.g., the hypervisor 312 illustrated in FIG. 3, herein). In some embodiments, access to and/or from the hypervisor can be provided via an Advanced eXtensible Interface (AXI) DMA associated with the logic circuitry 104. In some embodiments, the address register can map addresses corresponding to data transferred via a DMA (e.g., an AXI DMA) of the logic circuitry 104 to a location external to the logic circuitry 104.

In some embodiments, at least one address register (e.g., the address register 106-N) can store addresses that correspond to I/O device (e.g., the I/O device 210 illustrated in FIG. 2) access to the logic circuitry 104. The address register 106-N may store addresses that are bypassed by DMA components associated with the logic circuitry 104. The address register 106-N can be provided such that addresses mapped thereto are not “backed up” by a physical memory location of the logic circuity 104. That is, in some embodiments, the logic circuitry 104 can be configured with an address space that stores addresses that correspond to data stored in a persistent memory device (e.g., the persistent memory device 216 illustrated in FIG. 2) and not to data stored by the logic circuitry 104. For example, the address register 106-N can be configured as a virtual address space that can store logical addresses that correspond to physical memory locations (e.g., in a memory device) in which data is stored.

In some embodiments, the address register 106-N can include a quantity of address spaces that correspond to a size of a memory device (e.g., the persistent memory device 216/316 illustrated in FIGS. 2 and 3, herein). For example, if the memory device contains one terabyte of storage, the address register 106-N can be configured to have an address space that can include one terabyte of address space. However, as described above, the address register 106-N does not actually include one terabyte of storage and instead is configured to appear to have one terabyte of storage space.

Although not explicitly shown in FIG. 1, the logic circuitry 104 can be coupled to a host computing system. The host computing system can include a system motherboard and/or backplane and can include a number of processing resources (e.g., one or more processors, microprocessors, or some other type of controlling circuitry). The host and the apparatus 100 can be, for instance, a server system and/or a high-performance computing (HPC) system and/or a portion thereof. In some embodiments, the computing system can have a Von Neumann architecture, however, embodiments of the present disclosure can be implemented in non-Von Neumann architectures, which may not include one or more components (e.g., CPU, ALU, etc.) often associated with a Von Neumann architecture.

As further shown in FIGS. 2 and 3, the logic circuitry 104 can be resident on a particular memory device of a hierarchical memory system, such as a persistent memory device (e.g., persistent memory device 216/316 illustrated in FIGS. 2 and 3, herein). As used herein, the term “resident on” refers to something that is physically located on a particular component. For example, the logic circuitry 104 being “resident on” the persistent memory device 216/316 refers to a condition in which the logic circuitry 104 is physically coupled to the persistent memory device 216/316. The term “resident on” may be used interchangeably with other terms such as “deployed on” or “located on,” herein. As described herein, a number of embodiment of the present disclosure can reduce, by deploying the logic circuitry within the persistent memory device, latencies associated with transferring data to/from the persistent memory device. As data being transferred to/from the persistent memory device are typically of a comparably larger size, this can substantially improve an overall processing speed of a hierarchical memory system (e.g., hierarchical memory system 201/301 illustrated in FIGS. 2 and 3, herein). Further details of the logic circuitry being resident on the persistent memory device is described in connection with FIGS. 2 and 3.

FIG. 2 is a functional block diagram in the form of a computing system 201 including a logic circuitry 204 (e.g., logic circuitry) resident on a persistent memory device 216 in accordance with a number of embodiments of the present disclosure. As shown in FIG. 2, the computing system 201 can include a persistent memory device 216 on which a logic circuitry 204 is resident. The logic circuitry 204 can be analogous to the logic circuitry 104 illustrated in FIG. 1. In addition, the computing system 201 can include an input/output (I/O) device 210, a non-persistent memory device 230, an intermediate memory component 220, and a memory management component 214. Communication between the I/O device 210 and the persistent memory device 216 (as well as the logic circuitry 204), the non-persistent memory device 230, the intermediate memory component 220, and/or the memory management component 214 may be facilitated via an interface 208.

The I/O device 210 can be a device that is configured to provide direct memory access via a physical address and/or a virtual machine physical address. In some embodiments, the I/O device 210 can be a network interface card (NIC) or network interface controller, a storage device, a graphics rendering device, or other I/O device. The I/O device 210 can be a physical I/O device or the I/O device 210 can be a virtualized I/O device 210. For example, in some embodiments, the I/O device 210 can be a physical card that is physically coupled to a computing system via a bus or interface such as a PCIe interface or other suitable interface. In embodiments in which the I/O device 210 is a virtualized I/O device 210, the virtualized I/O device 210 can provide I/O functionality in a distributed manner.

The persistent memory device 216 can include a number of arrays of memory cells, such as an array 222. The arrays can be flash arrays with a NAND architecture, for example. However, embodiments are not limited to a particular type of memory array or array architecture. The memory cells can be grouped, for instance, into a number of blocks including a number of physical pages. A number of blocks can be included in a plane of memory cells and an array can include a number of planes.

The persistent memory device 216 can include volatile memory and/or non-volatile memory. In a number of embodiments, the persistent memory device 216 can include a multi-chip device. A multi-chip device can include a number of different memory types and/or memory modules. For example, a memory system can include non-volatile or volatile memory on any type of a module. In embodiments in which the persistent memory device 216 includes non-volatile memory, the persistent memory device 216 can be a flash memory device such as NAND or NOR flash memory devices.

Embodiments are not so limited, however, and the persistent memory device 216 can include other non-volatile memory devices such as non-volatile random-access memory devices (e.g., NVRAM, ReRAM, FeRAM, MRAM, PCM), “emerging” memory devices such as resistance variable memory devices (e.g., resistive and/or phase change memory devices such as a 3D Crosspoint (3D XP) memory device), memory devices that include an array of self-selecting memory (SSM) cells, etc., or combinations thereof. A resistive and/or phase change array of non-volatile memory can perform bit storage based on a change of bulk resistance, in conjunction with a stackable cross-gridded data access array. Additionally, in contrast to many flash-based memories, resistive and/or phase change memory devices can perform a write in-place operation, where a non-volatile memory cell can be programmed without the non-volatile memory cell being previously erased. In contrast to flash-based memories, self-selecting memory cells can include memory cells that have a single chalcogenide material that serves as both the switch and storage element for the memory cell.

The persistent memory device 216 can provide (e.g., via the array 222) a storage volume for the computing system 201 and can therefore be used as additional memory or storage throughout the computing system 201, main memory for the computing system 201, or combinations thereof. Embodiments are not limited to a particular type of memory device, however, and the persistent memory device 216 can include RAM, ROM, SRAM DRAM, SDRAM, PCRAM, RRAM, and flash memory, among others. Further, although a single persistent memory device 216 is illustrated in FIG. 2, embodiments are not so limited, and the computing system 201 can include one or more persistent memory devices 216, each of which may or may not have a same architecture associated therewith. As a non-limiting example, in some embodiments, the persistent memory device 216 can comprise two discrete memory devices that are different architectures, such as a NAND memory device and a resistance variable memory device.

As described herein and shown in FIG. 2, the logic circuitry 204 can be resident on the persistent memory device 216. Accordingly, data being transferred to (e.g., to be stored to) the array 222 can be transferred from the logic circuitry 204 to the array 222 via a data bus 218 internal to the persistent memory device 216 (without utilizing a data bus external to the persistent memory device 216). Similarly, data being transferred from (e.g., to be read from) the array 222 can be transferred directly from the array 222 to the logic circuitry 204 via the data bus 218. This can improve a processing speed of read/write requests associated with data being transferred to/from the persistent memory device 216, which can further improve an overall speed of the hierarchical memory system 201.

The non-persistent memory device 230 can include volatile memory, such as an array of volatile memory cells. In a number of embodiments, the non-persistent memory device 230 can include a multi-chip device. A multi-chip device can include a number of different memory types and/or memory modules. In some embodiments, the non-persistent memory device 230 can serve as the main memory for the computing system 201. For example, the non-persistent memory device 230 can be a dynamic random-access (DRAM) memory device that is used to provide main memory to the computing system 230. Embodiments are not limited to the non-persistent memory device 230 comprising a DRAM memory device, however, and in some embodiments, the non-persistent memory device 230 can include other non-persistent memory devices such as RAM, SRAM DRAM, SDRAM, PCRAM, and/or RRAM, among others.

The non-persistent memory device 230 can store data that can be requested by, for example, a host computing device as part of operation of the computing system 201. For example, when the computing system 201 is part of a multi-user network, the non-persistent memory device 230 can store data that can be transferred between host computing devices (e.g., virtual machines deployed in the multi-user network) during operation of the computing system 201.

In some approaches, non-persistent memory such as the non-persistent memory device 230 can store all user data accessed by a host (e.g., a virtual machine deployed in a multi-user network). For example, due to the speed of non-persistent memory, some approaches rely on non-persistent memory to provision memory resources for virtual machines deployed in a multi-user network. However, in such approaches, costs can be become an issue due to non-persistent memory generally being more expensive than persistent memory (e.g., the persistent memory device 216).

In contrast, as described in more detail below, embodiments herein can allow for at least some data that is stored in the non-persistent memory device 230 to be stored in the persistent memory device 216. This can allow for additional memory resources to be provided to a computing system 201, such as a multi-user network, at a lower cost than approaches that rely on non-persistent memory for user data storage.

The computing system 201 can include a memory management component 214, which can be communicatively coupled to the non-persistent memory device 230 and/or the interface 208. In some embodiments, the memory management component 214 can be an input/output memory management unit (IO MMU) that can communicatively couple a direct memory access bus such as the interface 208 to the non-persistent memory device 230. Embodiments are not so limited, however, and the memory management component 214 can be other types of memory management hardware that facilitates communication between the interface 208 and the non-persistent memory device 230.

The memory management component 214 can map device-visible virtual addresses to physical addresses. For example, the memory management component 214 can map virtual addresses associated with the I/O device 210 to physical addresses in the non-persistent memory device 230 and/or the persistent memory device 216. In some embodiments, mapping the virtual entries associated with the I/O device 210 can be facilitated by the read buffer, write buffer, and/or I/O access buffer illustrated in FIG. 1, herein.

In some embodiments, the memory management component 214 can read a virtual address associated with the I/O device 210 and/or map the virtual address to a physical address in the non-persistent memory device 230 or to an address in the logic circuitry 204. In embodiments in which the memory management component 214 maps the virtual I/O device 210 address to an address in the logic circuitry 204, the memory management component 214 can redirect a read request (or a write request) received from the I/O device 210 to the logic circuitry 204, which can store the virtual address information associated with the I/O device 210 read or write request in an address register (e.g., the address register 206-N) of the logic circuitry 204. In some embodiments, the address register 206-N can be a particular base address register of the logic circuitry 204, such as a BAR4 address register.

The redirected read (or write) request can be transferred from the memory management component 214 to the logic circuitry 204 via the interface 208. In some embodiments, the interface 208 can be a PCIe interface and can therefore pass information between the memory management component 214 and the logic circuitry 204 according to PCIe protocols. Embodiments are not so limited, however, and in some embodiments the interface 208 can be an interface or bus that functions according to another suitable protocol.

After the virtual NIC address is stored in the logic circuitry 204, the data corresponding to the virtual NIC address can be written to the persistent memory device 216. For example, the data corresponding to the virtual NIC address stored in the logic circuitry 204 can be stored in a physical address location of the persistent memory device 216. In some embodiments, transferring the data to and/or from the persistent memory device 216 can be facilitated by a hypervisor, as described in connection with FIGS. 3-5, herein.

When the data is requested by, for example, a host computing device, such as a virtual machine deployed in the computing system 201, the request can be redirected from the I/O device 210, by the memory management component 214, to the logic circuitry 204 via the interface 208. Because the virtual NIC address corresponding to the physical location of the data in the persistent memory device 216 is stored in the address register 206-N of the logic circuitry 204, the logic circuitry 204 can facilitate retrieval of the data from the persistent memory device 216, in connection with a hypervisor, as described in more detail in connection with FIGS. 3-5, herein.

In some embodiments, when data that has been stored in the persistent memory device 216 is transferred out of the persistent memory device 216 (e.g., when data that has been stored in the persistent memory device 216 is requested by a host computing device), the data may be transferred to the intermediate memory component 220 and/or the non-persistent memory device 230 prior to being provided to the host computing device. For example, because data transferred to the host computing device may be transferred in a deterministic fashion (e.g., via a DDR interface), the data may be transferred temporarily to a memory that operates using a DDR bus, such as the intermediate memory component 220 and/or the non-persistent memory device 230, prior to a data request being fulfilled.

FIG. 3 is another functional block diagram in the form of a computing system including a logic circuitry 304 resident on a persistent memory device 316 in accordance with a number of embodiments of the present disclosure. logic circuitryThe logic circuitry 304 can be analogous to the logic circuitry 104/204 illustrated in FIGS. 1 and 2. In addition, the computing system 301 can include an I/O device 310, a non-persistent memory device 330, an intermediate memory component 320, a memory management component 314, and a hypervisor 312.

As shown in FIG. 3, the computing system 301 can include a persistent memory device 316 on which logic circuitry 304 is resident. The persistent memory device 316 can include a number of arrays of memory cells, such as an array 322. The array 322 can be coupled to the logic circuitry 304 via a data bus located internal to the persistent memory device 316. As described herein, the array 322 can include an array of resistive memory cells, a phase change memory device, an array of self-selecting memory cells, or other suitable non-volatile memory resource, or combinations thereof.

In some embodiments, the computing system 301 can be a multi-user network, such as a software defined data center, cloud computing environment, etc. In such embodiments, the computing system can be configured to have one or more virtual machines 317 running thereon. For example, in some embodiments, one or more virtual machines 317 can be deployed on the hypervisor 312 and can be accessed by users of the multi-user network.

The I/O device 310, the persistent memory device 316, the non-persistent memory device 330, the intermediate memory component 320, and the memory management component 314 can be analogous to the I/O device 210, the persistent memory device 216, the non-persistent memory device 230, the intermediate memory component 220, and the memory management component 214 illustrated in FIG. 2. Communication between the I/O device 310 and the persistent memory device 316 (as well as the logic circuitry 304), the non-persistent memory device 330, the hypervisor 312, and the memory management component 314 may be facilitated via an interface 308, which may be analogous to the interface 208 illustrated in FIG. 2.

As described above in connection with FIG. 2, the memory management component 314 can cause a read request or a write request associated with the I/O device 310 to be redirected to the logic circuitry 304. The logic circuitry 304 can generate and/or store a logical address corresponding to the requested data. As described above, the logic circuitry 304 can store the logical address corresponding to the requested data in a base address register, such as the address register 306-N of the logic circuitry 304.

As shown in FIG. 3, the hypervisor 312 can be in communication with logic circuitrythe I/O device 310 via the interface 308. logic circuitrylogic circuitryIn addition, the hypervisor 312 can be in communication with the persistent memory device 316 (as well as the logic circuitry 304), the non-persistent memory device 330, the intermediate memory component 320, and the memory management component 314. The hypervisor can be configured to execute specialized instructions to perform operations and/or tasks described herein. For example, the hypervisor 312 can execute instructions to cause data to be transmitted between the logic circuitry 304 and the I/O device 310 via the interface 308, while the data are being transmitted between the array 222 and the logic circuitry 204 via the data bus 218 internal to the persistent memory device 216.

In addition, the hypervisor 312 can execute instructions to monitor data traffic and data traffic patterns to determine whether data should be stored in the non-persistent memory device 330 or if the data should be transferred to the persistent memory device 316. That is, in some embodiments, the hypervisor 312 can execute instructions to learn user data request patterns over time and selectively store portions of the data in the non-persistent memory device 330 or the persistent memory device 316 based on the patterns. This can allow for data that is accessed more frequently to be stored in the non-persistent memory device 330 while data that is accessed less frequently to be stored in the persistent memory device 316.

Because a user may access recently used or viewed data more frequently than data that has been used less recently or viewed less recently, the hypervisor can execute specialized instructions to cause the data that has been used or viewed less recently to be stored in the persistent memory device 316 and/or cause the data that has been accessed or viewed more recently in the non-persistent memory device 330. In a non-limiting example, a user may view photographs on social media that have been taken recently (e.g., within a week, etc.) more frequently than photographs that have been taken less recently (e.g., a month ago, a year ago, etc.). Based on this information, the hypervisor 312 can execute specialized instructions to cause the photographs that were viewed or taken less recently to be stored in the persistent memory device 316, thereby reducing an amount of data that is stored in the non-persistent memory device 330. This can reduce an overall amount of non-persistent memory that is necessary to provision the computing system 301, thereby reducing costs and allowing for access to the non-persistent memory device 330 to more users.

In operation, the computing system 301 can be configured to intercept a data request from the I/O device 310 and redirect the request to the logic circuitry 304. In some embodiments, the hypervisor 312 can control whether data corresponding to the data request is to be stored in (or retrieved from) the non-persistent memory device 330 or in the persistent memory device 316. For example, the hypervisor 312 can execute instructions to selectively control if the data is stored in (or retrieved from) the persistent memory device 316 or the non-persistent memory device 330.

As part of controlling whether the data is stored in (or retrieved from) the persistent memory device 316 and/or the non-persistent memory device 330, the hypervisor 312 can cause the memory management component 314 to map logical addresses associated with the data to be redirected to the logic circuitry 304 and stored in the address registers 306 of the logic circuitry 304. For example, the hypervisor 312 can execute instructions to control read and write requests involving the data to be selectively redirected to the logic circuitry 304 via the memory management component 314.

The memory management component 314 can map contiguous virtual addresses to underlying fragmented physical addresses. Accordingly, in some embodiments, the memory management component 314 can allow for virtual addresses to be mapped to physical addresses without the requirement that the physical addresses are contiguous. Further, in some embodiments, the memory management component 314 can allow for devices that do not support memory addresses long enough to address their corresponding physical memory space to be addressed in the memory management component 314.

Due to the non-deterministic nature of data transfer associated with the persistent memory device 316, the logic circuitry 304 can, in some embodiments, be configured to inform the computing system 301 that a delay in transferring the data to or from the persistent memory device 316 may be incurred. As part of initializing the delay, the logic circuitry 304 can provide page fault handling for the computing system 301 when a data request is redirected to the logic circuitry 304. In some embodiments, the logic circuitry 304 can generate and assert an interrupt to the hypervisor 312 to initiate an operation to transfer data into or out of the persistent memory device 316. For example, due to the non-deterministic nature of data retrieval and storage associated with the persistent memory device 316, the logic circuitry 304 can generate a hypervisor interrupt 315 when a transfer of the data that is stored in the persistent memory device 316 is requested.

In response to the page fault interrupt generated by the logic circuitry 304, the hypervisor 312 can retrieve information corresponding to the data from the logic circuitry 304. For example, the hypervisor 312 can receive NIC access data from the logic circuitry, which can include logical to physical address mappings corresponding to the data that are stored in the address registers 306 of the logic circuitry 304.

Once the data has been stored in the persistent memory device 316, a portion of the non-persistent memory device 330 (e.g., a page, a block, etc.) can be marked as inaccessible by the logic circuitry 304 so that the computing system 301 does not attempt to access the data from the non-persistent memory device 330. This can allow a data request to be intercepted with a page fault, which can be generated by the logic circuitry 304 and asserted to the hypervisor 312 when the data that has been stored in the persistent memory device 316 is requested by the I/O device 310.

In contrast to approaches in which a page fault exception is raised in response to an application requesting access to a page of memory that is not mapped by a memory management unit (e.g., the memory management component 314), in embodiments of the present disclosure, the page fault described above can be generated by the logic circuitry 304 in response to the data being mapped in the memory management component 314 to the logic circuitry 304, which, in turn maps the data to the persistent memory device 316.

In some embodiments, the intermediate memory component 320 can be used to buffer data that is stored in the persistent memory device 316 in response to a data request initiated by the I/O device 310. In contrast to the persistent memory device 316, which may pass data via a PCIe interface, the intermediate memory component 320 may employ a DDR interface to pass data. Accordingly, in some embodiments, the intermediate memory component 320 may operate in a deterministic fashion. For example, in some embodiments, data requested that is stored in the persistent memory device 316 can be temporarily transferred from the persistent memory device 316 to the intermediate memory component 320 and subsequently transferred to a host computing device via a DDR interface coupling the intermediate memory component 320 to the I/O device 310.

In some embodiments, the intermediate memory component can comprise a discrete memory component (e.g., an SRAM cache) deployed in the computing system 301. However, embodiments are not so limited and, in some embodiments, the intermediate memory component 320 can be a portion of the non-persistent memory device 330 that can be allocated for use in transferring data from the persistent memory device 316 in response to a data request.

In a non-limiting example, logic circuitry (e.g., the logic circuitry 304) can be resident on a persistent memory device (e.g., the persistent memory device 316). The logic circuitry can include an address register configured to store logical addresses corresponding to data stored in the persistent memory device. The logic circuitry can be configured to receive a redirected request to retrieve a portion of the data stored in the persistent memory device. Prior to redirection, the request is directed to a non-persistent memory device. The logic circuitry can be configured to determine, in response to receipt of the request to retrieve the portion of the data stored in the persistent memory device, a physical address corresponding to the portion of the data based on the logical address stored in the address register. The logic circuitry can be configured to cause, based on the determined address, the data to be retrieved from the persistent memory device.

In some embodiments, the logic circuitry can be configured to generate, based on the determined address, a request to retrieve the portion of the data stored from the persistent memory device. The logic circuitry can be further configured to transfer the request (e.g., previously generated request) to a hypervisor via an interface coupling the logic circuitry to the hypervisor. In response to receipt of the request at the hypervisor, the hypervisor can be configured to facilitate retrieval of the portion of the data. The logic circuitry can be configured to generate an interrupt signal and assert, via the interface, the interrupt signal to the hypervisor as part of the request to retrieve the portion of the data from the persistent memory device. In response to transferring the request to the hypervisor, the logic circuitry can be configured to receive the portion of the data from the persistent memory device and transfer the portion of the data to an input/output (I/O) device via the interface.

In some embodiments, the persistent memory device can be one of and/or a combination of various non-volatile memory resources. For example, the persistent memory device can include an array of resistive memory cells, a phase change memory device, an array of self-selecting memory cells, or other suitable non-volatile memory resource, or combinations thereof

In some embodiments, the logic circuitry can be configured to associate, based on receipt of the request, an indication with the portion of the data that indicates that the portion of the data is inaccessible to the non-persistent memory device. The logic circuitry can include a state machine.

In another non-limiting example, a system can include a persistent memory device having logic circuitry resident thereon and memory management circuitry coupled to the persistent memory device and the logic circuitry. The logic circuitry can be configured to transfer, in response to receipt of a request redirected from the memory management circuitry to write data to the persistent memory device, a request to write the data to the persistent memory device to a hypervisor. The logic circuitry can be further configured to cause the data associated with the request to be written from the logic circuitry to the persistent memory device. The logic circuitry can include a buffer (e.g., write buffer 105 illustrated in FIG. 1 herein) configured to store the data to be written to the persistent memory device.

In some embodiments, the request is received at the logic circuitry via an interface coupling the logic circuitry to the memory management circuitry. In contrast (e.g., that the interface was utilized for receiving the request at the logic circuitry), the logic circuitry can be configured to cause the data to be written from the logic circuitry to the persistent memory device via data bus different than the interface.

In some embodiments, the logic circuitry is configured to receive a request redirected from the memory management circuitry to retrieve the data from the persistent memory device. In response to receipt of the request, the logic circuitry can be configured to transfer a request to retrieve the data from the persistent memory device to the hypervisor and assert an interrupt signal to the hypervisor as part of the transferred request.

In response to receipt of the transferred request, the hypervisor can be configured to cause the data to be retrieved from the persistent memory device and transferred to a non-persistent memory device via an interface coupling the persistent memory device to the non-persistent memory device. Further, in response to receipt of the data retrieved from the persistent memory device, the logic circuitry can be configured to transfer the data to an input/output (I/O) device via the interface coupling the persistent memory device to the I/O device.

In some embodiments, the logic circuitry can be configured to receive, from an input/output (I/O) device, virtual I/O device access information and transfer, to the hypervisor, the virtual I/O device access information as part of the request to write the data to the persistent memory device. The logic circuitry can include an array of memory cells configured to store the virtual I/O device access information.

FIG. 4 is a flow diagram 440 representing a data read operation in accordance with a number of embodiments of the present disclosure. At block 441, an I/O device, such as the I/O device 210/310 illustrated in FIGS. 2 and 3 can initiate a read operation using an address corresponding to a data request. In some embodiments, the address can be a physical address, such as a virtual machine physical address. The data request can include a request to read data associated with a particular address that corresponds to a logical address in which the data is stored. The physical address can correspond to a location in a persistent memory device (e.g., the persistent memory device 216/316 illustrated in FIGS. 2 and 3, herein) or a location in a non-persistent memory device (e.g., the non-persistent memory device 230/330 illustrated in FIGS. 2 and 3, herein).

If the data is stored in the non-persistent memory device, the data may be retrieved, and the data request can be fulfilled. However, if the data is stored in the persistent memory device (e.g., if the physical address of the data corresponds to a location in the persistent memory device), at block 442 a memory management component (e.g., the memory management component 214/314 illustrated in FIGS. 2 and 3, herein) can redirect the data request to a logic circuitry (e.g., the logic circuitry 104/204/304 illustrated in FIGS. 1-3, herein). As described above, the data request can be redirected based on information (e.g., a command or instructions executed) by a hypervisor (e.g., the hypervisor 312 illustrated in FIG. 3, herein).

At block 443, the logic circuitry can receive address register access information corresponding to the data request. In some embodiments, the address register access information can correspond to a location in an address register (e.g., the address registers 106/206/306 illustrated in FIGS. 1-3, herein). For example, the address register access information can correspond to a location in an address register in the logic circuitry in which a logical address corresponding to a physical address in the persistent memory device in which the data is stored.

The logic circuitry can, at block 444, generate a hypervisor interrupt. For example, as described above in connection with FIG. 3, once the logic circuitry has received the redirected data request from the memory management component, the logic circuitry can generate an interrupt and assert the interrupt on a hypervisor (e.g., the hypervisor 312 illustrated in FIG. 3, herein). In some embodiments, the interrupt can be a signal that is asserted on the hypervisor to inform the hypervisor that an event needs immediate attention. For example, the interrupt signal can be asserted on the hypervisor to cause the hypervisor to interrupt instructions that are being currently executed and instead execute instructions associated with gathering the address register access information at block 445.

At block 445, the hypervisor can gather the address register access information from the logic circuitry. For example, the hypervisor can receive logical address information from the logic circuitry that corresponds to the physical address of the requested data. The logical address information can be stored in the logic circuitry in an address register (e.g., a base address register) of the logic circuitry, such as the address register(s) 106/206/306 illustrated in FIGS. 1-3, herein.

At block 446, the hypervisor can determine a physical location of the requested data. For example, based on the address register access information and, hence, the logical address associated with the data gathered from the logic circuitry, the hypervisor can determine the physical location of the data stored in the persistent memory device.

At block 447, the hypervisor can read the data corresponding to the address register access information. That is, in some embodiments, the hypervisor can cause the requested data to be read (e.g., retrieved) from the persistent memory device.

At block 448, the hypervisor can cause the data to be transferred to a non-persistent memory device. In some embodiments, the non-persistent memory device can be the non-persistent memory device 230/330 illustrated in FIGS. 2 and 3, herein.

At block 449, the hypervisor can write I/O device data corresponding to the requested data to the logic circuitry. The I/O device data can be stored in an address register of the logic circuitry, as described above. In some embodiments, the hypervisor can transfer the I/O device data from the logic circuitry to an intermediate memory component, such as the intermediate memory component 220/320 illustrated in FIGS. 2 and 3, respectively herein, prior to further transferring the data to the I/O device.

At block 450, the logic circuitry can complete the data read transaction. For example, the logic circuitry can transfer a command to the I/O device to inform the I/O device that the data read request has been fulfilled and the data will be transferred via a deterministic interface to fulfill the data read request.

At block 451, the hypervisor can update the memory management component to direct an I/O device address to the non-persistent memory device. For example, since the data was transferred from the persistent memory device to a non-persistent memory device (e.g., a non-persistent memory device and/or an intermediate memory component) at block 450, the hypervisor can update the memory management component such that an address corresponding to the data requested maps to the non-persistent memory device. In some embodiments, the address can be a physical addresses such as virtual machine physical address.

At block 452, the hypervisor can record which memory was used to satisfy the data request. For example, the hypervisor can record that the data had been stored in the persistent memory device at the time the data request was received from the I/O device. In some embodiments, the hypervisor can use the information over time to selectively direct data writes to the persistent memory device or the non-persistent memory device.

FIG. 5 is a flow diagram 560 representing a data write operation in accordance with a number of embodiments of the present disclosure. At block 561, an I/O device, such as the I/O device 210/310 illustrated in FIGS. 2 and 3 can initiate a write operation using an address corresponding to a data write request. The address can be a physical address, such as a virtual-machine physical address. The data write request can include a request to write data associated with a particular virtual address that corresponds to a logical address in which the data is to be stored. The physical address can correspond to a location in a persistent memory device (e.g., the persistent memory device 216/316 illustrated in FIGS. 2 and 3, herein) or a location in a non-persistent memory device (e.g., the non-persistent memory device 230/330 illustrated in FIGS. 2 and 3, herein. For example, the physical address can correspond to a number of arrays of memory cells (e.g., the array 222/322 illustrated in FIGS. 2 and 3, herein) of the persistent memory device.

If the data is to be stored in the non-persistent memory device, the data may be written to the non-persistent memory device and the data write request can be fulfilled. However, if the data is to be stored in the persistent memory device, at block 442 a memory management component (e.g., the memory management component 214/314 illustrated in FIGS. 2 and 3, herein) can redirect the data write request to a logic circuitry (e.g., the logic circuitry 104/204/304 illustrated in FIGS. 1-3, herein) via an interface (e.g., the interface 208/308 illustrated in FIGS. 2 and 3). As described above, the data request can be redirected based on information (e.g., a command or instructions executed) by a hypervisor (e.g., the hypervisor 312 illustrated in FIG. 3, herein).

At block 563, the logic circuitry can receive address register access information corresponding to the data write request. In some embodiments, the address register access information can correspond to a location in an address register (e.g., the address registers 106/206/306 illustrated in FIGS. 1-3, herein). For example, the address register access information can correspond to a location in an address register in the logic circuitry in which a logical address corresponding to a physical address in the persistent memory device in which the data is to be stored.

The logic circuitry can, at block 564, generate a hypervisor interrupt. For example, as described above in connection with FIG. 3, once the logic circuitry has received the redirected data write request from the memory management component, the logic circuitry can generate an interrupt and assert the interrupt on a hypervisor (e.g., the hypervisor 312 illustrated in FIG. 3, herein).

At block 565, the hypervisor can gather the address register access information from the logic circuitry. For example, the hypervisor can receive logical address information from the logic circuitry that corresponds to a physical address in which the data is to be stored.

At block 566, the hypervisor can optionally write the data (or cause the data to be written) to the persistent memory device. For example, based on the redirected data write request, the hypervisor can determine that the data is to be written to the persistent memory device and cause the data to be written to the persistent memory device. In embodiments in which block 566 is optionally performed, the data can be intermediately written to the non-persistent memory device. In addition, I/O device data corresponding to the data can be optionally written to the non-persistent memory device as part of writing the data to the non-persistent memory device.

Optionally, at block 567, the hypervisor can write the data (or cause the data to be written) to the non-persistent memory device. In some embodiments, the hypervisor can write the data to the non-persistent memory device such that the data can be retrieved via a deterministic interface or bus in the event a read request corresponding the data is received.

At block 568, the hypervisor can update the memory management component to direct I/O device virtual addresses to the non-persistent memory device. For example, if the data is written to the non-persistent memory device at block 567, the hypervisor can, at block 568, update virtual addresses stored by the memory management component such that the virtual addresses associated with the data and stored by the memory management component are mapped to physical addresses in the non-persistent memory device in which the data is stored.

FIG. 6 is a flow diagram representing an example method 670 for logic circuitry in memory in accordance with a number of embodiments of the present disclosure. At block 672, the method 670 can include receiving, at logic circuitry resident (e.g., the logic circuitry 104/204/304 illustrated in FIGS. 1-3, herein) on a persistent memory device (e.g., the persistent memory device 216/316 illustrated in FIGS. 2 and 3, herein), a redirected request to retrieve data from the persistent memory device via an interface (e.g., the interface 208/308 illustrated in FIGS. 2 and 3, herein). The request can be originally directed to a non-persistent memory device (e.g., the non-persistent memory device 230/330 illustrated in FIGS. 2 and 3, herein) prior to redirection.

At block 674, the method 670 can include transferring a request to retrieve the data from the persistent memory device to a hypervisor (e.g., the hypervisor 312 illustrated in FIG. 3, herein) coupled to the logic circuitry. At block 676, the method 670 can include transmitting the data retrieved from the persistent memory device to the logic circuitry or the non-persistent memory device (e.g., to the non-persistent memory device via the interface), or both. The data from the persistent memory device (e.g., an array of memory cells of the persistent memory device) to the logic circuitry can be retrieved via a data bus coupling (e.g., the array of) the persistent memory device to the logic circuitry.

The data retrieved to the hypervisor can be transferred to various components of a hierarchical memory system. For example, in some embodiments, the data retrieved from the persistent memory device can be transferred to an input/output (I/O) device (e.g., I/O device 210/310 illustrated in FIGS. 2 and 3, herein) via the interface coupling the logic circuitry to the I/O device.

In some embodiments, the method 670 can further include associating, by the logic circuitry, an indication with the data that indicates that the data is inaccessible to the non-persistent memory device based on receipt of the request to retrieve the data from the persistent memory device. In some embodiments, the method 670 can further include generating, by the logic circuitry, a logical address corresponding to the data in response to receiving the request and storing the logical address in an address register within the logic circuitry.

Although specific embodiments have been illustrated and described herein, those of ordinary skill in the art will appreciate that an arrangement calculated to achieve the same results can be substituted for the specific embodiments shown. This disclosure is intended to cover adaptations or variations of one or more embodiments of the present disclosure. It is to be understood that the above description has been made in an illustrative fashion, and not a restrictive one. Combination of the above embodiments, and other embodiments not specifically described herein will be apparent to those of skill in the art upon reviewing the above description. The scope of the one or more embodiments of the present disclosure includes other applications in which the above structures and processes are used. Therefore, the scope of one or more embodiments of the present disclosure should be determined with reference to the appended claims, along with the full range of equivalents to which such claims are entitled.

In the foregoing Detailed Description, some features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the disclosed embodiments of the present disclosure have to use more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment. 

What is claimed is:
 1. An apparatus, comprising: a persistent memory device; and logic circuitry resident on the persistent memory device and comprising an address register configured to store logical addresses corresponding to data stored in the persistent memory device, wherein the logic circuitry configured to: receive a redirected request to retrieve a portion of the data stored in the persistent memory device, wherein prior to redirection, the request is directed to a non-persistent memory device; determine, in response to receipt of the request to retrieve the portion of the data stored in the persistent memory device, a physical address corresponding to the portion of the data based on the logical address stored in the address register; and cause, based on the determined address, the data to be retrieved from the persistent memory device.
 2. The apparatus of claim 1, wherein the logic circuitry is configured to: generate, based on the determined address, a request to retrieve the portion of the data stored from the persistent memory device; transfer the request to a hypervisor via an interface coupling the logic circuitry to the hypervisor; and wherein the hypervisor is configured to facilitate retrieval of the portion of the data in response to receipt of the request at the hypervisor.
 3. The apparatus of claim 2, wherein the logic circuitry is configured to: receive, in response to transferring the request to the hypervisor, the portion of the data from the persistent memory device; and transfer the portion of the data to an input/output (I/O) device via the interface.
 4. The apparatus of claim 2, wherein the logic circuitry is configured to: generate an interrupt signal; and assert, via the interface, the interrupt signal to the hypervisor as part of the request to retrieve the portion of the data from the persistent memory device.
 5. The apparatus of claim 1, wherein the persistent memory device comprises an array of resistive memory cells, a phase change memory device, an array of self-selecting memory cells, or combinations thereof.
 6. The apparatus of claim 1, wherein the logic circuitry is configured to associate, based on receipt of the request, an indication with the portion of the data that indicates that the portion of the data is inaccessible to the non-persistent memory device.
 7. The apparatus of claim 1, wherein the logic circuitry includes a state machine.
 8. A system, comprising: a persistent memory device having logic circuitry resident thereon; and memory management circuitry coupled to the persistent memory device and the logic circuitry; wherein the logic circuitry is configured to: transfer, in response to receipt of a request redirected from the memory management circuitry to write data to the persistent memory device, a request to write the data to the persistent memory device to a hypervisor; and wherein the hypervisor is configured to cause the data associated with the request to be written from the logic circuitry to the persistent memory device.
 9. The system of claim 8, wherein: the request is received by the logic circuitry via an interface coupling the logic circuitry to the memory management circuitry; wherein the logic circuitry is configured to cause the data to be written from the logic circuitry to the persistent memory device via a data bus different than the interface.
 10. The system of claim 8, wherein: the logic circuitry is configured to: receive a request redirected from the memory management circuitry to retrieve the data from the persistent memory device; transfer a request to retrieve the data from the persistent memory device to the hypervisor; and assert an interrupt signal to the hypervisor as part of the transferred request.
 11. The system of claim 10, wherein the hypervisor is configured to cause, in response to receipt of the transferred request, the data to be retrieved from the persistent memory device and transferred to a non-persistent memory device via an interface coupling the persistent memory device to the non-persistent memory device.
 12. The system of claim 10, wherein the logic circuitry is configured to transfer, in response to receipt of the data retrieved from the persistent memory device, the data to an input/output (I/O) device via the interface coupling the persistent memory device to the I/O device.
 13. The system of claim 8, wherein the logic circuitry is configured to: receive, from an input/output (I/O) device, virtual I/O device access information; and transfer, to the hypervisor, the virtual I/O device access information as part of the request to write the data to the persistent memory device.
 14. The system of claim 13, wherein the logic circuitry comprises an array of memory cells configured to store the virtual I/O device access information.
 15. The system of claim 8, wherein the logic circuitry comprises a buffer configured to store the data to be written to the persistent memory device.
 16. A method, comprising: receiving, at logic circuitry resident on a persistent memory device, a redirected request to retrieve data from the persistent memory device via an interface, wherein, prior to redirection, the request is directed to a non-persistent memory device; transferring a request to retrieve the data from the persistent memory device to a hypervisor coupled to the logic circuitry; and transmitting the data retrieved from the persistent memory device to the logic circuitry or the non-persistent memory device via the interface, or both.
 17. The method of claim 16, further comprising, prior to transferring the data over the interface, causing the data to be retrieved from the persistent memory device to the logic circuitry via a data bus coupling the persistent memory device to the logic circuitry.
 18. The method of claim 16, further comprising transferring the data retrieved from the persistent memory device to an input/output (I/O) device via the interface coupling the logic circuitry to the I/O device.
 19. The method of claim 16, further comprising associating, by the logic circuitry, an indication with the data that indicates that the data is inaccessible to the non-persistent memory device based on receipt of the request to retrieve the data from the persistent memory device.
 20. The method of claim 16, further comprising: generating, by the logic circuitry, a logical address corresponding to the data in response to receiving the request; and storing the logical address in an address register within the logic circuitry. 